#noindex
##======논리합성,logic_synthesis =,logic_synthesis . 논리합성 logic_synthesis
'''logic synthesis'''

HDL을 netlist(list of primitive gates)로 만드는 process? chk

//logic synthesis ... Ggl:"logic synthesis" NN:"logic synthesis"
----
MKL
[[하드웨어기술언어,hardware_description_language,HDL]]
logic_simulation - [[논리시뮬레이션,logic_simulation]]? - w
 '''logic simulation'''
 // logic simulation .... Ggl:"logic simulation" Bing:"logic simulation"
[[베릴로그,Verilog]]
[[시스템베릴로그,SystemVerilog]]
VHDL


----
Up:
[[합성,synthesis]]